

Code Generation for **S**ynchronous **C**ontrol **A**synchronous **D**ataflow (**SCAD**) Architectures

Anoop Bhagyanath

Embedded Systems Group
Technische Universität Kaiserslautern

31 January 2020

Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation
- 4 Heuristic
- 5 Summary

Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation
- 4 Heuristic
- 5 Summary

Processor Trend


frequency wall (2005 on)

~→ increasing power
dissipation

transistor density grows

~→ silicon technology

transistors to performance



Processor Trend


frequency wall (2005 on)

~> increasing power
dissipation

transistor density grows

~> silicon technology

transistors to performance



Processor Trend


frequency wall (2005 on)

~> increasing power
dissipation

transistor density grows

~> silicon technology

transistors to performance




Parallel Computing

thread-level parallelism

- ~> programming difficulty
- ~> timing analysis difficulty
in embedded systems

instr-level parallelism (ILP)

- ~> various techniques such
as OOO execution, loop
unrolling etc
- ~> still limited utilization



Parallel Computing


thread-level parallelism

- ~> programming difficulty
- ~> timing analysis difficulty in embedded systems

instr-level parallelism (ILP)

- ~> various techniques such as OOO execution, loop unrolling etc

- ~> still limited utilization




Parallel Computing

thread-level parallelism

- ~> programming difficulty
- ~> timing analysis difficulty in embedded systems

instr-level parallelism (ILP)

- ~> various techniques such as OOO execution, loop unrolling etc
- ~> **still limited utilization**



Commercial Architectures

memory wall

- ↪ memory hierarchy ↪ registers closest to processor
- ↪ register-register architectures

ILP bottleneck ↪ irrespective of number of processing units (PU)

register file

- ↪ limited registers ↪ scale with $O(n^2)$
- ↪ limited register file ports
- area and power scale with k^3 , access time scale with $k^{3/2}$

Commercial Architectures

memory wall

- ↪ memory hierarchy ↪ registers closest to processor
- ↪ register-register architectures

ILP bottleneck ↪ irrespective of number of processing units (PU)

register file

- ↪ limited registers ↪ scale with $O(n^2)$
- ↪ limited register file ports
- area and power scale with k^3 , access time scale with $k^{3/2}$

Commercial Architectures

memory wall

- ↪ memory hierarchy ↪ registers closest to processor
- ↪ register-register architectures


ILP bottleneck ↪ irrespective of number of processing units (PU)

register file

- ↪ limited registers ↪ scale with $O(n^2)$
- ↪ limited register file ports
 - area and power scale with k^3 , access time scale with $k^{3/2}$

Limited ILP Utilization: An Example

expression tree




3 steps

2W port reg file

x1	x2
x3	x4
-	/
$\times$	

4 steps


2 regs



5 steps

Limited ILP Utilization: An Example

expression tree




3 steps

2W port reg file

x1	x2
x3	x4
-	/
$\times$	

4 steps


2 regs



5 steps

Limited ILP Utilization: An Example

expression tree




3 steps

2W port reg file

x1	x2
x3	x4
-	/
×	

4 steps

2 regs



5 steps

State of the Art

communicate values directly from producer PU to consumer PU

↪ **direct instruction communication**

exposed datapath architectures

↪ compiler move values directly between PUs

TTA ↪ registers at PU output and inputs

↪ still require central register file

TRIPS ↪ instruction buffers at PU inputs

↪ block oriented

↪ register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

↪ **still use registers due to**

↪ **execution paradigm and/or code generator drawback**

State of the Art

communicate values directly from producer PU to consumer PU

↪ **direct instruction communication**

exposed datapath architectures

↪ compiler move values directly between PUs

TTA ↪ registers at PU output and inputs

↪ still require central register file

TRIPS ↪ instruction buffers at PU inputs

↪ block oriented

↪ register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

↪ **still use registers due to**

↪ **execution paradigm and/or code generator drawback**

State of the Art

communicate values directly from producer PU to consumer PU

~> **direct instruction communication**

exposed datapath architectures

~> compiler move values directly between PUs

TTA ~> registers at PU output and inputs

~> still require central register file

TRIPS ~> instruction buffers at PU inputs

~> block oriented

~> register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

~> **still use registers due to**

~> **execution paradigm and/or code generator drawback**

State of the Art

communicate values directly from producer PU to consumer PU

~> **direct instruction communication**

exposed datapath architectures

~> compiler move values directly between PUs

TTA ~> registers at PU output and inputs

~> still require central register file

TRIPS ~> instruction buffers at PU inputs

~> block oriented

~> register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

~> **still use registers due to**

~> **execution paradigm and/or code generator drawback**

State of the Art

communicate values directly from producer PU to consumer PU

~> **direct instruction communication**

exposed datapath architectures

~> compiler move values directly between PUs

TTA ~> registers at PU output and inputs

~> still require central register file

TRIPS ~> instruction buffers at PU inputs

~> block oriented

~> register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

~> **still use registers due to**

~> **execution paradigm and/or code generator drawback**

State of the Art

communicate values directly from producer PU to consumer PU

~> **direct instruction communication**

exposed datapath architectures

~> compiler move values directly between PUs

TTA ~> registers at PU output and inputs

~> still require central register file

TRIPS ~> instruction buffers at PU inputs

~> block oriented

~> register file for communicating across blocks

RAW, STA, MOVE-PRO, FlexCore, DySER, Tartan etc

~> **still use registers due to**

~> **execution paradigm and/or code generator drawback**

Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation
- 4 Heuristic
- 5 Summary

SCAD Architecture

FIFO buffers

~> scale with $O(n)$

move instructions

~> *out buf* → *inp buf*

~> direct instr communication

buffers connected to control unit


~> *move instruction bus*

outputs connected to inputs

~> *data transport network*

application-specific PUs

~> embedded systems



SCAD Architecture

FIFO buffers

~> scale with $O(n)$

move instructions

~> *out buf* → *inp buf*

~> direct instr communication

buffers connected to control unit


~> *move instruction bus*

outputs connected to inputs

~> *data transport network*

application-specific PUs

~> *embedded systems*



SCAD Architecture

FIFO buffers

~> scale with $O(n)$

move instructions

~> *out buf* → *inp buf*

~> direct instr communication

buffers connected to control unit


~> *move instruction bus*

outputs connected to inputs

~> *data transport network*

application-specific PUs

~> *embedded systems*



SCAD Architecture

FIFO buffers

~> scale with $O(n)$

move instructions

~> *out buf* → *inp buf*

~> direct instr communication

buffers connected to control unit


~> *move instruction bus*

outputs connected to inputs

~> *data transport network*

application-specific PUs

~> embedded systems



SCAD Architecture

FIFO buffers

~> scale with $O(n)$

move instructions

~> *out buf* → *inp buf*

~> direct instr communication

buffers connected to control unit


~> *move instruction bus*

outputs connected to inputs

~> *data transport network*

application-specific PUs

~> embedded systems



Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$



Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$




Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$
 $y2 = x3 - x4$

move program

$\rightsquigarrow O1 \rightarrow I1$
 $O2 \rightarrow I2$
 $O1 \rightarrow I1$
 $O3 \rightarrow I2$



Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$



Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$



Sync (sequential) Control

Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$



Sync (sequential) Control


Execution in SCAD

program

$$\rightsquigarrow \begin{aligned} y1 &= x1 - x2 \\ y2 &= x3 - x4 \end{aligned}$$

move program

$$\rightsquigarrow \begin{aligned} O1 &\rightarrow I1 \\ O2 &\rightarrow I2 \\ O1 &\rightarrow I1 \\ O3 &\rightarrow I2 \end{aligned}$$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$$\rightsquigarrow \begin{aligned} y1 &= x1 - x2 \\ y2 &= x3 - x4 \end{aligned}$$

move program

$$\rightsquigarrow \begin{aligned} O1 &\rightarrow I1 \\ O2 &\rightarrow I2 \\ O1 &\rightarrow I1 \\ O3 &\rightarrow I2 \end{aligned}$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1$

$O2 \rightarrow I2$

$O1 \rightarrow I1$

$O3 \rightarrow I2$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$
 $y2 = x3 - x4$

move program

$\rightsquigarrow O1 \rightarrow I1 \checkmark$
 $O2 \rightarrow I2$
 $O1 \rightarrow I1$
 $O3 \rightarrow I2$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$$\rightsquigarrow \begin{aligned} y1 &= x1 - x2 \\ y2 &= x3 - x4 \end{aligned}$$

move program

$$\rightsquigarrow \begin{aligned} O1 &\rightarrow I1 \checkmark \\ O2 &\rightarrow I2 \\ O1 &\rightarrow I1 \\ O3 &\rightarrow I2 \end{aligned}$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$$\rightsquigarrow y1 = x1 - x2$$

$$y2 = x3 - x4$$


move program

$$\rightsquigarrow O1 \rightarrow I1 \checkmark$$

$$O2 \rightarrow I2$$

$$O1 \rightarrow I1$$

$$O3 \rightarrow I2$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$$\rightsquigarrow y1 = x1 - x2$$

$$y2 = x3 - x4$$


move program

$$\rightsquigarrow O1 \rightarrow I1 \checkmark$$

$$O2 \rightarrow I2$$

$$O1 \rightarrow I1$$

$$O3 \rightarrow I2 \checkmark$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$$\rightsquigarrow y1 = x1 - x2$$

$$y2 = x3 - x4$$


move program

$$\rightsquigarrow O1 \rightarrow I1 \checkmark$$

$$O2 \rightarrow I2$$

$$O1 \rightarrow I1$$

$$O3 \rightarrow I2 \checkmark$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$$\rightsquigarrow y1 = x1 - x2$$

$$y2 = x3 - x4$$


move program

$$\rightsquigarrow O1 \rightarrow I1 \checkmark$$

$$O2 \rightarrow I2$$

$$O1 \rightarrow I1$$

$$O3 \rightarrow I2 \checkmark$$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$$\rightsquigarrow \begin{aligned} y1 &= x1 - x2 \\ y2 &= x3 - x4 \end{aligned}$$

move program

$$\rightsquigarrow \begin{aligned} O1 &\rightarrow I1 \checkmark \\ O2 &\rightarrow I2 \checkmark \\ O1 &\rightarrow I1 \\ O3 &\rightarrow I2 \checkmark \end{aligned}$$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$
 $y2 = x3 - x4$

move program

$\rightsquigarrow O1 \rightarrow I1 \checkmark$
 $O2 \rightarrow I2 \checkmark$
 $O1 \rightarrow I1$
 $O3 \rightarrow I2 \checkmark$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$$\rightsquigarrow \begin{aligned} y1 &= x1 - x2 \\ y2 &= x3 - x4 \end{aligned}$$

move program

$$\rightsquigarrow \begin{aligned} O1 &\rightarrow I1 \checkmark \\ O2 &\rightarrow I2 \checkmark \\ O1 &\rightarrow I1 \\ O3 &\rightarrow I2 \checkmark \end{aligned}$$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$


move program

$\rightsquigarrow O1 \rightarrow I1 \checkmark$

$O2 \rightarrow I2 \checkmark$

$O1 \rightarrow I1$

$O3 \rightarrow I2 \checkmark$



Sync (sequential) Control Async (parallel) Dataflow

Execution in SCAD

program

$$\rightsquigarrow y1 = x1 - x2$$

$$y2 = x3 - x4$$


move program

$$\rightsquigarrow O1 \rightarrow I1 \checkmark$$

$$O2 \rightarrow I2 \checkmark$$

$$O1 \rightarrow I1 \checkmark$$

$$O3 \rightarrow I2 \checkmark$$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$
 $y2 = x3 - x4$

move program

$\rightsquigarrow O1 \rightarrow I1 \checkmark$
 $O2 \rightarrow I2 \checkmark$
 $O1 \rightarrow I1 \checkmark$
 $O3 \rightarrow I2 \checkmark$



Sync (sequential) Control Async (parallel) Dataflow


Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$
 $y2 = x3 - x4$

move program

$\rightsquigarrow O1 \rightarrow I1 \checkmark$
 $O2 \rightarrow I2 \checkmark$
 $O1 \rightarrow I1 \checkmark$
 $O3 \rightarrow I2 \checkmark$



Sync (sequential) **Control** **Async** (parallel) **Dataflow**


Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$

move program ?



Sync (sequential) **Control** **Async** (parallel) **Dataflow**

Execution in SCAD

program

$\rightsquigarrow y1 = x1 - x2$

$y2 = x3 - x4$



O1



O2




O3

move program ?

compilation for SCAD

$\rightsquigarrow$ (1) variable ordering

$\rightsquigarrow$ (2) PU assignment




Sync (sequential) Control **A**sync (parallel) **D**ataflow


Code Generation Idea: Expression Tree

breadth-first ordering

program


$$y1 = x1 - x2$$
$$y2 = x3 - x4$$
$$z1 = y1 + y2$$


executed $x1, x2, x3, x4$




Code Generation Idea: Expression Tree

breadth-first ordering




executed y1




Code Generation Idea: Expression Tree

breadth-first ordering




executed y2






Code Generation Idea: Expression DAG


program

$$y1 = x1 / x2$$
$$y2 = x2 - x1$$
$$z1 = y1 + y2$$



executed x1, x2




Code Generation Idea: Expression DAG




reordering overhead !




Code Generation Idea: Expression DAG




executed D_1 duplicate




Code Generation Idea: Expression DAG




executed **S** swap




Code Generation Idea: Expression DAG




executed D_2 duplicate




Code Generation Idea: Expression DAG




executed $y1, y2$




Code Generation Idea: Expression DAG




executed $z1$




Code Generation Idea: Expression DAG




overhead $D1, S, D2 \rightsquigarrow$ performance loss



Overhead in Multiple PU SCAD




executed x1, x2




less access restrictions $\rightsquigarrow$ less overhead !

Overhead in Multiple PU SCAD



executed x1, x2

less access restrictions $\rightsquigarrow$ less overhead !



Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation**
- 4 Heuristic
- 5 Summary

Optimal Code Generation

determine if a given program can be executed on a given SCAD machine with p PUs, **without any overhead**

↷ NP-hard $\Leftarrow$ reduction from graph coloring

mapping to SAT

- relations

↷ variable ordering $x_i \prec x_j$

x_i must be consumed before x_j

↷ PU assignment $\alpha_{i,j}$

x_i is assigned to PU j

Optimal Code Generation

determine if a given program can be executed on a given SCAD machine with p PUs, **without any overhead**

↷ NP-hard $\Leftarrow$ reduction from graph coloring

mapping to SAT

- relations

↷ variable ordering $x_i \prec x_j$

x_i must be consumed before x_j

↷ PU assignment $\alpha_{i,j}$

x_i is assigned to PU j

Optimal Code Generation

determine if a given program can be executed on a given SCAD machine with p PUs, **without any overhead**

$\rightsquigarrow$ NP-hard $\Leftarrow$ reduction from graph coloring

mapping to SAT

- relations

$\rightsquigarrow$ variable ordering $x_i \prec x_j$

x_i must be consumed before x_j

$\rightsquigarrow$ PU assignment $\alpha_{i,j}$

x_i is assigned to PU j

Optimal Code Generation

determine if a given program can be executed on a given SCAD machine with p PUs, **without any overhead**

↔ NP-hard $\Leftarrow$ reduction from graph coloring

mapping to SAT

- relations

↔ variable ordering $x_i \prec x_j$

x_i must be consumed before x_j

↔ PU assignment $\alpha_{i,j}$

x_i is assigned to PU j

Optimal Code Generation

determine if a given program can be executed on a given SCAD machine with p PUs, **without any overhead**

↷ NP-hard $\Leftarrow$ reduction from graph coloring

mapping to SAT

- relations

↷ variable ordering $x_i \prec x_j$

x_i must be consumed before x_j

↷ PU assignment $\alpha_{i,j}$

x_i is assigned to PU j

SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

~→ avoid cycles in consumption order



SAT solving is complete

with constraint sufficient

SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

~→ avoid cycles in consumption order



SAT solving is complete

but constraint is difficult



SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

↪ avoid cycles in consumption order



SAT mapping is complete

↪ necessary and sufficient



SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

↪ avoid cycles in consumption order



SAT mapping is complete

↪ necessary and sufficient



SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

↪ avoid cycles in consumption order



SAT mapping is complete

↪ necessary and sufficient



SAT Constraints - Idea

unique PU assignment constraint

data dependency constraint

buffer constraint

~> avoid cycles in consumption order



SAT mapping is complete

~> necessary and sufficient

Optimal Code Generation: An Example

program	constraints	solution	move program														
$\begin{aligned} & \left(\bigwedge_{x_i \in \mathcal{V}} \bigvee_{k=0}^2 \alpha_{i,k} \right) \wedge \\ & \left(\bigwedge_{x_i \in \mathcal{V}} \bigwedge_{k=0}^2 \alpha_{i,k} \Rightarrow \bigwedge_{j=0, j \neq k}^2 \neg \alpha_{i,j} \right) \\ \hline & \beta_{i,j} := \bigvee_{k=0}^2 \alpha_{i,k} \wedge \alpha_{j,k} \\ \hline & \bigwedge_{x_i, x_j \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} x_i < x_j \Rightarrow \neg x_j <_d x_i \\ \wedge \\ x_j < x_i \Rightarrow \neg x_i <_d x_j \end{array} \right) \\ \hline & \bigwedge_{x_i, x_j, x_k \in \mathcal{V}} x_i < x_j \wedge x_j < x_k \Rightarrow x_i < x_k \\ & \bigwedge_{x_i \in \mathcal{V}} \neg x_i < x_i \\ \\ & \gamma_{i,j,k} := \beta_{j,k} \wedge x_j < x_k \Rightarrow x_i < x_k \\ \\ & \bigwedge_{x_i, x_j \in \mathcal{V}} \bigwedge_{x_k \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} \left(\begin{array}{c} x_i < x_j \\ \wedge \\ \gamma_{L(i), L(j), k} \wedge \gamma_{R(i), R(j), k} \end{array} \right) \\ \vee \\ \left(\begin{array}{c} x_j < x_i \\ \wedge \\ \gamma_{L(j), L(i), k} \wedge \gamma_{R(j), R(i), k} \end{array} \right) \end{array} \right) \end{aligned}$	<table><tr><td>0</td><td>1</td><td>2</td></tr><tr><td>x3</td><td>x5</td><td>x4</td></tr><tr><td>x2</td><td>x6</td><td>x8</td></tr><tr><td>x0</td><td>x7</td><td></td></tr><tr><td>x1</td><td></td><td></td></tr></table>	0	1	2	x3	x5	x4	x2	x6	x8	x0	x7		x1			<pre>3 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 2 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 0 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 1 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc lsu@out → pu0@in1 lsu@out → pu0@in0 (*,2) → pu0@opc pu0@out → pu0@in1 lsu@out → pu1@in0 lsu@out → pu1@in1 (+,2) → pu1@opc</pre>
0	1	2															
x3	x5	x4															
x2	x6	x8															
x0	x7																
x1																	


Optimal Code Generation: An Example

program	constraints	solution	move program														
$\begin{aligned} & \left(\bigwedge_{x_i \in \mathcal{V}} \bigvee_{k=0}^2 \alpha_{i,k} \right) \wedge \\ & \left(\bigwedge_{x_i \in \mathcal{V}} \bigwedge_{k=0}^2 \alpha_{i,k} \Rightarrow \bigwedge_{j=0, j \neq k}^2 \neg \alpha_{i,j} \right) \\ & \hline & \beta_{i,j} := \bigvee_{k=0}^2 \alpha_{i,k} \wedge \alpha_{j,k} \\ & \hline & \bigwedge_{x_i, x_j \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} x_i < x_j \Rightarrow \neg x_j <_d x_i \\ \wedge \\ x_j < x_i \Rightarrow \neg x_i <_d x_j \end{array} \right) \\ & \hline & \bigwedge_{x_i, x_j, x_k \in \mathcal{V}} x_i < x_j \wedge x_j < x_k \Rightarrow x_i < x_k \\ & \bigwedge_{x_i \in \mathcal{V}} \neg x_i < x_i \\ & \hline & \gamma_{i,j,k} := \beta_{j,k} \wedge x_j < x_k \Rightarrow x_i < x_k \\ & \hline & \bigwedge_{x_i, x_j \in \mathcal{V}} \bigwedge_{x_k \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} \left(\begin{array}{c} x_i < x_j \\ \wedge \\ \gamma_{L(i), L(j), k} \wedge \gamma_{R(i), R(j), k} \end{array} \right) \\ \vee \\ \left(\begin{array}{c} x_j < x_i \\ \wedge \\ \gamma_{L(j), L(i), k} \wedge \gamma_{R(j), R(i), k} \end{array} \right) \end{array} \right) \end{aligned}$	<table><tr><th>0</th><th>1</th><th>2</th></tr><tr><td>x3</td><td>x5</td><td>x4</td></tr><tr><td>x2</td><td>x6</td><td>x8</td></tr><tr><td>x0</td><td>x7</td><td></td></tr><tr><td>x1</td><td></td><td></td></tr></table>	0	1	2	x3	x5	x4	x2	x6	x8	x0	x7		x1			<pre>3 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 2 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 0 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc 1 → lsu@in0 0 → lsu@in1 (ld,1) → lsu@opc lsu@out → pu0@in1 lsu@out → pu0@in0 (*,2) → pu0@opc pu0@out → pu0@in1 lsu@out → pu1@in0 lsu@out → pu1@in1 (+,2) → pu1@opc</pre>
0	1	2															
x3	x5	x4															
x2	x6	x8															
x0	x7																
x1																	

Optimal Code Generation: An Example

program	constraints	solution	move program															
$x4 = x0 + x1$ $x5 = x2 * x3$ $x6 = x4 / x5$ $x7 = x5 - x4$ $x8 = x6 + x7$	$\left(\bigwedge_{x_i \in \mathcal{V}} \bigvee_{k=0}^2 \alpha_{i,k} \right) \wedge$ $\left(\bigwedge_{x_i \in \mathcal{V}} \bigwedge_{k=0}^2 \alpha_{i,k} \Rightarrow \bigwedge_{j=0, j \neq k}^2 \neg \alpha_{i,j} \right)$ $\beta_{i,j} := \bigvee_{k=0}^2 \alpha_{i,k} \wedge \alpha_{j,k}$ $\bigwedge_{x_i, x_j \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} x_i < x_j \Rightarrow \neg x_j <_d x_i \\ \wedge \\ x_j < x_i \Rightarrow \neg x_i <_d x_j \end{array} \right)$ $\bigwedge_{x_i, x_j, x_k \in \mathcal{V}} x_i < x_j \wedge x_j < x_k \Rightarrow x_i < x_k$ $\bigwedge_{x_i \in \mathcal{V}} \neg x_i < x_i$ $\gamma_{i,j,k} := \beta_{j,k} \wedge x_j < x_k \Rightarrow x_i < x_k$ $\bigwedge_{x_i, x_j \in \mathcal{V}} \bigwedge_{x_k \in \mathcal{V}} \beta_{i,j} \Rightarrow \left(\begin{array}{c} \left(\begin{array}{c} x_i < x_j \\ \wedge \\ \gamma_{L(i), L(j), k} \wedge \gamma_{R(i), R(j), k} \end{array} \right) \\ \vee \\ \left(\begin{array}{c} x_j < x_i \\ \wedge \\ \gamma_{L(j), L(i), k} \wedge \gamma_{R(j), R(i), k} \end{array} \right) \end{array} \right)$	<table><tr><th>0</th><th>1</th><th>2</th></tr><tr><td>x3</td><td>x5</td><td>x4</td></tr><tr><td>x2</td><td>x6</td><td>x8</td></tr><tr><td>x0</td><td>x7</td><td></td></tr><tr><td>x1</td><td></td><td></td></tr></table>	0	1	2	x3	x5	x4	x2	x6	x8	x0	x7		x1			$3 \rightarrow \text{lsu@in0}$ $0 \rightarrow \text{lsu@in1}$ $(\text{ld}, 1) \rightarrow \text{lsu@opc}$ $2 \rightarrow \text{lsu@in0}$ $0 \rightarrow \text{lsu@in1}$ $(\text{ld}, 1) \rightarrow \text{lsu@opc}$ $0 \rightarrow \text{lsu@in0}$ $0 \rightarrow \text{lsu@in1}$ $(\text{ld}, 1) \rightarrow \text{lsu@opc}$ $1 \rightarrow \text{lsu@in0}$ $0 \rightarrow \text{lsu@in1}$ $(\text{ld}, 1) \rightarrow \text{lsu@opc}$ $\text{lsu@out} \rightarrow \text{pu0@in1}$ $\text{lsu@out} \rightarrow \text{pu0@in0}$ $(*, 2) \rightarrow \text{pu0@opc}$ $\text{pu0@out} \rightarrow \text{pu0@in1}$ $\text{lsu@out} \rightarrow \text{pu1@in0}$ $\text{lsu@out} \rightarrow \text{pu1@in1}$ $(+, 2) \rightarrow \text{pu1@opc}$
0	1	2																
x3	x5	x4																
x2	x6	x8																
x0	x7																	
x1																		

Proof of Concept: Minimal PUs



Z3 SAT solver

- ~ up to 26 instr programs
- ~ timeout of 60 seconds


direct instr communication

- ~ overhead-free
- ~ **only up to 4 PUs**

heuristic

- ~ compile real benchmarks

Proof of Concept: Minimal PUs



Z3 SAT solver

- ~ up to 26 instr programs
- ~ timeout of 60 seconds

direct instr communication

- ~ overhead-free
- ~ **only up to 4 PUs**

heuristic

- ~ **compile real benchmarks**

Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation
- 4 Heuristic**
- 5 Summary

Heuristic

variable ordering

↪ fixed to program order

$x \leftarrow \dots$

$y \leftarrow \dots$

$z \leftarrow \dots$

$\vdots$

$\dots \leftarrow x$

$\dots \leftarrow x$

$\dots \leftarrow y$

$\vdots$

$\dots \leftarrow z$

$\dots \leftarrow y$

PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow

Heuristic

variable ordering

↪ fixed to program order

PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow

x ← ...

y ← ...

z ← ...

⋮

... ← x


... ← x

... ← y

⋮

... ← z

... ← y



Heuristic

variable ordering

↪ fixed to program order

PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow

$\mathbf{x} \leftarrow \dots$

$\mathbf{y} \leftarrow \dots$

$\mathbf{z} \leftarrow \dots$

$\vdots$

$\dots \leftarrow \mathbf{x}$


$\dots \leftarrow \mathbf{x}$

$\dots \leftarrow \mathbf{y}$

$\vdots$

$\dots \leftarrow \mathbf{z}$

$\dots \leftarrow \mathbf{y}$



Heuristic

variable ordering

↪ fixed to program order

x ← ...

y ← ...

z ← ...

⋮

... ← **x**

... ← **x**

... ← **y**

⋮

... ← **z**

... ← **y**



PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow

Heuristic

variable ordering

↪ fixed to program order

PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow

x ← ...

y ← ...

z ← ...

⋮

... ← **x**


... ← **x**

... ← **y**

⋮

... ← **z**

... ← y



Heuristic

variable ordering

↪ fixed to program order

$x \leftarrow \dots$

$y \leftarrow \dots$

$z \leftarrow \dots$

$\vdots$

$\dots \leftarrow x$

$\dots \leftarrow x$

$\dots \leftarrow y$

$\vdots$

$\dots \leftarrow z$

$\dots \leftarrow y$


PU assignment

↪ buffer interference graph

↪ graph coloring heuristic

↪ data flow analysis

cover control flow



Heuristic

variable ordering

~> fixed to program order

$x \leftarrow \dots$

$y \leftarrow \dots$

$z \leftarrow \dots$

$\vdots$

$\dots \leftarrow x$

$\dots \leftarrow x$

$\dots \leftarrow y$

$\vdots$

$\dots \leftarrow z$

$\dots \leftarrow y$


PU assignment

~> buffer interference graph

~> graph coloring heuristic

~> data flow analysis

cover control flow



Heuristic

variable ordering

~> fixed to program order

$x \leftarrow \dots$

$y \leftarrow \dots$

$z \leftarrow \dots$

$\vdots$

$\dots \leftarrow x$

$\dots \leftarrow x$

$\dots \leftarrow y$

$\vdots$

$\dots \leftarrow z$

$\dots \leftarrow y$


PU assignment

~> buffer interference graph

~> graph coloring heuristic

~> data flow analysis

cover control flow



Heuristic

variable ordering

↪ fixed to program order

$x \leftarrow \dots$

$y \leftarrow \dots$

$z \leftarrow \dots$

$\vdots$

$\dots \leftarrow x$

$\dots \leftarrow x$

$\dots \leftarrow y$

$\vdots$

$\dots \leftarrow z$

$\dots \leftarrow y$


PU assignment

↪ buffer interference graph


↪ graph coloring heuristic

↪ data flow analysis


cover control flow




Experiments: Performance



Experiments: Performance



Experiments: Performance



Outline

- 1 Motivation
- 2 SCAD Fundamentals
- 3 Optimal Code Generation
- 4 Heuristic
- 5 Summary

Summary

commercial architectures

↪ register file bottleneck ↪ restricted use of ILP

state-of-the-art exposed datapath architectures

↪ bypass registers by direct instruction communication

↪ still require registers to execute programs

SCAD architecture

↪ uses FIFO buffers ↪ scalable

↪ register-less code generation

↪ optimal code by SAT solver

↪ heuristic for real benchmarks

Summary

commercial architectures

↪ register file bottleneck ↪ restricted use of ILP

state-of-the-art exposed datapath architectures

↪ bypass registers by direct instruction communication

↪ still require registers to execute programs

SCAD architecture

↪ uses FIFO buffers ↪ scalable

↪ register-less code generation

↪ optimal code by SAT solver

↪ heuristic for real benchmarks

Summary

commercial architectures

↪ register file bottleneck ↪ restricted use of ILP

state-of-the-art exposed datapath architectures

↪ bypass registers by direct instruction communication

↪ still require registers to execute programs

SCAD architecture

↪ uses FIFO buffers ↪ scalable

↪ register-less code generation

↪ optimal code by SAT solver

↪ heuristic for real benchmarks

Summary

commercial architectures

↪ register file bottleneck ↪ restricted use of ILP

state-of-the-art exposed datapath architectures

↪ bypass registers by direct instruction communication

↪ still require registers to execute programs

SCAD architecture

↪ uses FIFO buffers ↪ scalable

↪ register-less code generation

↪ optimal code by SAT solver

↪ heuristic for real benchmarks

Thank You!














SCAD with mesh network




SCAD with fat tree network




SCAD, SO-SCAD, DO-SCAD PUs



Minimal PU: program size




average




worst


Minimal PU: program level



Optimal code generation feasibility




program size




program level


Control unit in SCAD



Predicated execution in SCAD



sequential ite




parallel ite


$if \varphi(z) \text{ then } \{x = f(x, y); \} \text{ else } \{x = g(x); \}$

Balancing Copies


unbalanced program




max copies




min copies




SSA



non-SSA




SSA




after elimination


SSI



non-SSI



SSI




after elimination


Benchmarks

Program	Label	Input
factorial	fact	$\{1, \dots, 12\}$
fibonacci	fib	$\{1, \dots, 20\}$
sumup	sumup	add numbers $\{1, \dots, 500\}$ in a loop
euclid	euclid	compute gcd of pairs $\{101, 1001\}, \dots, \{150, 1050\}$
heron	heron	compute square root of first 20 perfect squares
daxpy	daxpy	vector length 100
eratosthenes sieve	sieve	determine prime numbers in $\{1, \dots, 100\}$
insertion sort	insort	reverse sorted array $[15, \dots, 1]$
bubble sort	bbsort	reverse sorted array $[15, \dots, 1]$
matrix multiply	matmul	4×6 and 6×8 matrices
image convolution	imgconv	6×6 image and 3×3 kernel


Execution time using minimal buffer size




Execution time using maximal buffer size




Number of PU firings




Resource usage



Number of data transmissions



Number of data transmissions by PUs



1-level programs on 1 PU, 1 LSU SCAD

Loop dataflow graph

