Embedded Systems Group (ES)

SCAD Processor Simulator

This is an instruction set simulator for a SCAD processor that has been designed in the Embedded Systems Group of the RPTU of Kaiserslautern (see the SCAD reference sheet).

buffer size:
memory size:
issues per step:
max steps: